EV317135795

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Priority Application Serial No
Priority Filing Date December 31, 2001
Inventor Ying Huang et al.
Assignee Micron Technology, Inc.
Priority Group Art Unit
Priority Examiner S.B. Geyer
Attorney's Docket No
Title: An Improved Method, Structure and Process Flow to Reduce Line-Line Capacitance
with Low-K Material

INFORMATION DISCLOSURE STATEMENT

References - - See attached Form PTO-1449

In compliance with 37 C.F.R. §§ 1.56, 1.97 and 1.98, your attention is directed to the United States patents and other references listed on the attached Form PTO-1449. No admission is made regarding whether all the submitted references are prior art.

The listed references were cited by, or submitted to, the Office in the parent, copending application of the above-identified application. The above-identified application is a continuation application of co-pending application Serial No. 10/039,456, filed December 31, 2001, upon which the above-identified application relies for a priority date under 35 U.S.C. §120. Such prior disclosure is sufficient for the above-identified application as far as copies of the references are concerned. 37 C.F.R. §1.98(d) and MPEP §609(2).

Citation of these references is respectfully requested.

Respectfully submitted,

Date: 7-23-03

D. Brent Kenady Reg. No. 40,045

rm PTO-1449

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTY. DOCKET NO. MI22-2347

Priroity SERIAL NO. 10/039,456

LIST OF ART CITED BY APPLICANT

(Use several sheets if necessary)

APPLICANT Ying Huang et al. FILING DATE

GROUP

					U.S. PAT	ENT DOCUMENTS					
Examiner Initial	-	Document Number 5.946.601 6.033.979		Date	Name		Class	Subclass	Filing I	Date priate	
	AA			8/99	Wong et al.						
	AB			3/00	Endo			-			
	AC	6.037,	664	3/00	Zhao et al.						
	AD	6.046.	104	4/00	Kepler						
	AE	6.057,	417	5/00	Arnold et a	I.					
	AF	6.284,	657 BI	09/01	Chooi et al						
	AG	5,122,483		06/92	Sakai et al.						
	AH	6.265,779 B1		07/01	Grill et al.						
	Al	6.410.437 B1		06/25/02	Flanner et	al.				·	
	ĄJ										
	AK										
	AL										
		<u> </u>			FOREIGN F	ATENT DOCUMENTS	 				
		Document Number		Date	Country		Class	Subclass	Translation		
									Yes	No	
	AM										
	AN	ļ		ļ -				<u> </u>			
	AO	ļ		ļ				<u> </u>			
	AP	<u> </u>	· · · · · ·	<u> </u>	ļ <u> </u>						
	AQ	<u> </u>		<u> </u>	<u> </u>			<u> </u>		<u> </u>	
			ОТ	HER REFERI	ENCES (includi	ing Author, Title, Date, Pertinent Pages	, Etc.)				
	AR	Baliga, John, "Options for CVD of Dielectrics Include Low-k Materials," Semiconductor International June 1998, pp. 1-6									
	AS		Singer, Peter, "Dual-Damascene Challenges Dielectric-Etch," Semiconductor International August 1999, pp. 1-5								
	AT										
EXAMINER	<u> </u>			· <u>-</u>		DATE CONSIDERED					
*EXAMINEI	R: Initial Include co	if refere	nce considered, whe	ther or not ci	tation is in co to applicant.	nformance with MPEP 609; Draw lin	e through citation	n if not in co	nformance an	d not	